EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	1	"7236921".pn.	US-PGPUB; USPAT	OR .	ON	2008/01/22 09:25
S2	77	("20020052729" "20020116168" "20 020156885" "20020156998" "20030 056071" "20030149961" "4176258" "4757534" "5127103" "5202687" "5 321828" "5325512" "5331571" "537 1878" "5493723" "5546562" "55599	US-PGPUB; USPAT	OR	ON	2008/01/22 09:25
		96" "5572665" "5574892" "5587957 " "5590354" "5630052" "5630102" " 5663900" "5691898" "5748875" "57 52013" "5802290" "5805792" "5889 988" "5911059" "5964893" "597858		·		
		4" "5999725" "0559996" "6009270" "6016554" "6016563" "6034538" " 6058263" "6075941" "6094730" "61 07826" "6144327" "6161199" "6173 419" "6185522" "6202044" "622314 4" "6223272" "6289300" "6298320"				
		"6302268" "6347395" "6356862" " 6366878" "6374370" "6385742" "64 60172" "6466898" "6487700" "6516 428" "6564179" "6581191" "661885				
		4" "6718294" "6810442" "6816544" "6829727" "6922821" "6957180" " 6967960" "7076420" "7089175" "70 99818" "7162410" "7236921").PN.				
S3	7	S2 and sleep	US-PGPUB; USPAT	OR	ON	2008/01/22 09:25
S4	6	S3 and clock\$1	US-PGPUB; USPAT	OR	ON .	2008/01/22 09:44
S5	13	("20020052729" "20020156998" "20 030056071" "20030149961" "41762 58" "4757534" "5691898" "5802290 " "6016563" "6034538" "6460172" " 6816544" "6967960").PN.	US-PGPUB; USPAT	OR	ON	2008/01/22 09:50
S6	1	"4757534".PN.	US-PGPUB; USPAT	OR	ON .	2008/01/22 09:51
S7	1	"5357626".PN.	US-PGPUB; USPAT	OR	ON	2008/01/22 10:06
S8	36	703/23,26.ccls. and @pd>"20070829"	US-PGPUB; USPAT	OR	ON	2008/01/22 10:15
S9	0	716/224.ccls. and @pd>"20070829"	US-PGPUB; USPAT	OR	ON	2008/01/22 10:15
S10	9	714/28.ccls. and @pd>"20070829"	US-PGPUB; USPAT	OR	ON	2008/01/22 10:15

EAST Search History

S11	59	cypress adj semiconductor\$.as. and @pd>"20070829"	US-PGPUB; USPAT	OR .	ON	2008/01/22 10:17
S12	0	S11 and (sleep and (stall or halt))	US-PGPUB; USPAT	OR	ON	2008/01/22 10:16
S13	3	S11 and sleep	US-PGPUB; USPAT	OR	ON	2008/01/22 10:17
S14	1	S11 and stall	US-PGPUB; USPAT	OR .	ON	2008/01/22 10:17
S15	1549	cypress adj semiconductor\$.as.	US-PGPUB; USPAT	OR	ON .	2008/01/22 10:17
S16	15	S15 and sleep.clm.	US-PGPUB; USPAT	OR	ON	2008/01/22 10:18
S17	10	S16 and clock\$1.clm.	US-PGPUB; USPAT	OR	ON .	2008/01/22 10:18
S18	18	S15 and (sleep.clm. or stall.clm.)	US-PGPUB; USPAT	OR	ON	2008/01/22 10:18
S19	10	S18 and clock\$1.clm.	US-PGPUB; USPAT	OR	ON	2008/01/22 10:21
S20	16	nemecek-craig\$.in.	US-PGPUB; USPAT	OR .	ON	2008/01/22 10:27
S21	691	((device adj under adj test) or dut) and @pd>"20070829"	US-PGPUB; USPAT	OR	ON	2008/01/22 10:27
S22	0	S21 and (sleep near (mode or function or operation))	US-PGPUB; USPAT	OR	ON	2008/01/22 10:29
S23	. 0	S21 and (stall near (mode or function or operation))	US-PGPUB; USPAT	OR	ON	2008/01/22 10:28
S24	0	S21 and (clock near off)	US-PGPUB; USPAT	OR	ON	2008/01/22 10:28
S25	5	S21 and sleep	US-PGPUB; USPAT	OR	ON	2008/01/22 10:28
S26	343	(sleep near (mode or function or operation)) and (clock near off)	US-PGPUB; USPAT	OR ·	ON	2008/01/22 10:30
S27	. 2	S26 and ((device adj under adj test) or dut)	US-PGPUB; USPAT	OR	ON	2008/01/22 10:30
S28	. 5	(stall near (mode or function or operation)) and (clock near off)	US-PGPUB; USPAT	OR	ON	2008/01/22 10:31
S29	2	S27 and ((device adj under adj test) or dut)	US-PGPUB; USPAT	OR	ON	2008/01/22 10:38
S30	0	S28 and emulat\$3	US-PGPUB; USPAT	OR	ON	2008/01/22 10:37
S31	55	((device adj under adj test) or dut) and (clock near off)	US-PGPUB; USPAT	OR	ON	2008/01/22 10:38
S32	5	S31 and (sleep or stall or halt)	US-PGPUB; USPAT	OR	ON	2008/01/22 10:38



Home | Login | Logout | Access Information | Alerts | Purchase History | Cart | Sitemap

Welcome United States Patent and Trademark Office

□ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Search,

SUPPORT

Results for "(((sleep <or> stall) <and> (off <near/4> clock?))<in>metadata)"

Your search matched 0 of 1733971 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

⊠e-mail 📇 printer



» Search Options

View Session History

New Search

» Key

IEEE JNL

IEEE Journal or

Magazine

IET JNL

IET CNF

IET Journal or Magazine

IEEE CNF IEEE Conference

Proceeding

IET Conference Proceeding

IEEE STD IEEE Standard

Modify Search

(((sleep <or> stall) <and> (off <near/4> clock?))<in>metadata)

Check to search only within this results set

IEEE/IET

Books

Educational Courses

Application Notes [

IEEE/IET journals, transactions, letters, magazines, conference proceedings, and standards.

view selected items ا

Select All Deselect All

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your sea

Indexed by inspec' Help Contact Us Privacy & Security I

© Copyright 2007 IEEE - All Rights I



Home | Login | Logout | Access Information | Alerts | Purchase History | Cart | Sitemap

Welcome United States Patent and Trademark Office

□ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

☑e-mail 🚐 printer

Results for "(((dut <or> 'device under test') <and> (off <near/4> clock?))<in>metadata)"

Your search matched 0 of 1733971 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.



» Search Options

View Session History

New Search

» Key

IEEE JNL

IEEE Journal or

Magazine

IET JNL

IET Journal or Magazine

IEEE CNF

IEEE Conference

Proceeding

IET CNF IET Conference

Proceeding

IEEE STD IEEE Standard

Modify Search

(((dut <or> 'device under test') <and> (off <near/4> clock?))<in>metadata)

Search,

Check to search only within this results set

Display Format:

Citation C Citation & Abstract

IEEE/IET

Books

Educational Courses

Application Notes [

Books published by IEEE Press and IEEE Computer Society Press in partnership with John Wiley & Sons,

view selected items

Select All Deselect All

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your sea

Indexed by ធ្វី Inspec Help Contact Us Privacy & Security I

© Copyright 2007 IEEE - All Rights I



" Cart | Sitemap Home | Login | Logout | Access Information | Alerts | Purchase History |

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Search

SUPPORT

🖾 e-mail 📇 printer

Results for "((emulat??? <and> (off <near/4> clock?))<in>metadata)"

Your search matched 0 of 1733971 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.



» Search Options

View Session History

New Search

» Key

IEEE JNL

IEEE Journal or

Magazine

IET JNL

IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IET CNF

IET Conference

Proceeding

IEEE STD IEEE Standard

Modify Search

((emulat??? <and> (off <near/4> clock?))<in>metadata)

Check to search only within this results set

Display Format:

Citation C Citation & Abstract

IEEE/IET

Books

Educational Courses

Application Notes [

IEEE/IET journals, transactions, letters, magazines, conference proceedings, and standards.

view selected items

Select All Deselect All

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your sea

Indexed by inspec' Help Contact Us Privacy & Security 1

© Copyright 2007 IEEE - All Rights I



emulation FPGA sleep stall clock off



Advanced Scholar Search Scholar Preferences Scholar Help

Scholar All articles - Recent articles Results 1 - 10 of about 31 for emulation FPGA sleep stall clock off. (0.19 sec

All Results

Did you mean: emulation FPGA sleep stable clock off

D Jones

D Lewis

T Simunic

S Lee

L Benini

A time-multiplexed FPGA architecture for logic emulation - all 3 versions » D Jones, DM Lewis - Custom Integrated Circuits Conference, 1995., Proceedings of ..., 1995 ieeexplore.ieee.org

... other functional unit is awakened from its sleep condition ... In comparison, a Xilinx FPGA has 8i7 I/O pads ... interconnect is used in a Xilinx -based emulator at some ...

Cited by 47 - Related Articles - Web Search - Library Search

[PDF] Processor and System Bus On-Chip Instrumentation - all 3 versions »

R Leatherman, B Ableidinger, N Stollon - Proc. Embedded Systems Conference, April, 2003 - fs2.com ... is seen in early (pre-silicon) debug (ie hardware emulation or in FPGA devices)

with a ... by a semaphore synchronization until it is put to sleep waiting for ...

Cited by 1 - Related Articles - View as HTML - Web Search

[PDF] 國立中山大學資訊工程學系嵌入式系統實驗室黃英哲 教授黃文凱, 高仲甫 博士班學生

all 4 versions »

I Part, II Part - lina.ee.ntu.edu.tw

... most common type, can be solved by Forwarding or Stall ... the pipeline, the worst the branch penalty in clock cycles ... Until the trap is taken, turn off all writes ...

Related Articles - View as HTML - Web Search

[PDF] FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators

D Chiou, D Sunwoo, J Kim, NA Patil, W Reinhart, DE ... - users.ece.utexas.edu

... extensive paral- lelism and high clock frequencies to ... models to be implemented in

a single FPGA. ... ignores incorrect path instructions and stalls until correct ...

Related Articles - View as HTML - Web Search

[воок] Co-verification of Hardware and Software for ARM SoC Design - all 3 versions »

JR Andrews - 2004 - books.google.com

... code into a suitable bitstream file for programming the FPGA. ... the CPU board for

in-circuit emulation of ARM ... not active) can be minimized using sleep modes and ...

Cited by 3 - Related Articles - Web Search - Library Search

[PDF] PowerAnalyzer for Pocket Computers - all 2 versions »

T Austin, T Mudge, U Michigan, D Grunwald, U ... - Online Article, http://www.eecs.umich.

edu/lpanalyzer/pdfs ..., 2001 - eecs.umich.edu

... XScale + FPGA ... ARM ISA emulation support added to SimpleScalar tool set ... eg,

branch mispredictions, cache misses, writeback stalls ...

Cited by 2 - Related Articles - View as HTML - Web Search

Temperature aware task scheduling in MPSoCs - all 2 versions »

AK Coskun, TS Rosing, K Whisnant - Proceedings of the conference on Design, automation and test ..., 2007

... However, sleep state of the cores typically consume power much less than the active state, and ... A fast HW/SW FPGA-based thermal emulation framework for ...

Related Articles - Web Search

IPDEL FAST: A functionally accurate simulation toolset for the Cyclops64 cellular architecture

- all 4 versions »

J del Cuvillo, W Zhu, Z Hu, GR Gao - Proceedings of the Workshop on Modeling, Benchmarking and ... capsl.udel.edu

... groups) operating at a moderate clock rate (500MHz). ... instruction before it is available, the pipeline will stall. ... The sleep instruction, the wakeup signal, the ...

Cited by 20 - Related Articles - View as HTML - Web Search

[PDF] Giano: The Two-Headed System Simulator - all 3 versions »

A Forin, B Neekzad, NL Lynch - research.microsoft.com

... A desirable property of an FPGA device is ... of the various processors because bus contention, stalls and interrupts ... to context switch with a minimal sleep, and (2 ...

Cited by 2 - Related Articles - View as HTML - Web Search

[PDF] A Hardware-Software Co-Simulation Environment

S Lee - 1993 - bwrc.eecs.berkeley.edu

... 9 : Output from Clock Generator.....67 ... Emulation Kernel Multiple FPGA-Based Logic ...

Cited by 26 - Related Articles - View as HTML - Web Search - Library Search

Did you mean to search for: emulation FPGA sleep stable clock off

Goooogle ▶

Result Page:

1 2 3 4

emulation FPGA sleep stall clock off Search

Google Home - About Google - About Google Scholar



more »

emulation FPGA sleep stall clock off

Search

Advanced Scholar Search Scholar Preferences Scholar Help

Scholar All articles - Recent articles Results 11 - 20 of about 31 for emulation FPGA sleep stall clock off. (0.08 se-

All Results

D Jones

D Lewis

T Simunic

L Benini

S Lee

[PDF] Hardware and software optimization of fourier transform infrared spectrometry on hvbrid-FPGAs

D Bekker - 2007 - ritdml.rit.edu

... run times on fully functional hybrid-FPGA systems built with Xilinx's ... replaces string manipulation functions and standard floating-point emulation with hand- ...

Related Articles - View as HTML - Web Search

[PDF] Multimedia Terminal System-on-Chip Design and Simulation - all 5 versions » I Barbieri, M Bariani, A Scotto, M Raggio - EURASIP Journal on Applied Signal Processing, 2005 hindawi.com

... of a device multiplexing the media streams, and the emulation of the ... cycles entry in Table 1 represents the number of clock cycles without stalls due to ...

Related Articles - View as HTML - Web Search

SOFTWARE ENERGY PROFILING - all 3 versions »

A Sinha, A Chandrakasan - Power Aware Computing, 2002 - books.google.com ... on the StrongARM uses a software emulation to implement it ... is also performed to determine stalls and a ... However, reverting to sleep mode between duty cycles may ... Related Articles - Web Search

[PDF] Endcap Muon Trigger System: Read-out Driver Design - all 4 versions »

L Levinson - atlas-proj-tgc.web.cern.ch

... simulated events were sent from the Star Switch Emulator to the ... In addition to low skew clock distribution over the FPGA, the digital clock managers, DCMs ...

Related Articles - View as HTML - Web Search

[PDF] The First Annual Workshop on Modeling, Benchmarking, and Simulation (MoBS-1)

W Madison - arctic.umn.edu

... processor with Hyper-threading (a version of SMT) [5]. The benchmarks were chosen based on their long run-times, which allows a longer start time off- sets to ... Related Articles - View as HTML - Web Search

ісітатіоні Harnessing FPGAs for Computer Architecture Education Mark Holland M Holland, S Hauck, C Ebeling Related Articles - Web Search

Processor-controller interface for non-lock step operation - all 2 versions » KS Purcell, AR Ansari - US Patent 7,243,212, 2007 - Google Patents ... 3-75 through 3-96. Xilinx,, Inc.; "Virtex-II Platform FPGA Handbook"; published Dec. ... Xilinx, Inc.; "Virtex-II Pro Platform FPGA Handbook"; published Oct. ... Related Articles - Web Search

Energy-efficient design of battery-powered embedded systems - all 21 versions » T Simunic, L Benini, G De Micheli - Very Large Scale Integration (VLSI) Systems, IEEE ..., 2001 ieeexplore.ieee.org

... Field programmable gate array (FPGA) hardware emu- lators are ... an on-chip cache miss, the processor stalls and ex ... might have two idle states: refresh and sleep. ... Cited by 107 - Related Articles - Web Search

Access to a bank of registers of a device control register interface using a single address -

all 2 versions »

AR Ansari, KS Purcell - US Patent 7,200,723, 2007 - Google Patents
... 3-75 through 3-96. Xilinx, Inc.; "Virtex-II Platform FPGA Handbook"; published Dec. ...
33-75. Xilinx, Inc.; "Virtex-II Pro Platform FPGA Handbook"; published Oct. ...

Related Articles - Web Search

[PDF] A High Performance Multiprocessor DSP System - all 2 versions »
TC Hiers - 2001 - csg.lcs.mit.edu
... rather than stall the pipeline (although memory stalls may still ... are tied together in a JTAG / Emulation scan chain. ... The FPGA contains internal dual-ported RAM ... Related Articles - View as HTML - Web Search - Library Search

Gooogle ▶

Result Page: Previous 1 2 3 4 Next

emulation FPGA sleep stall clock off Search

Google Home - About Google - About Google Scholar



Web Images Video News Maps more »

emulation FPGA sleep stall clock off

Search

Advanced Scholar Search Scholar Preferences Scholar Help

Scholar All articles - Recent articles Results 21 - 30 of about 31 for emulation FPGA sleep stall clock off. (0.27 se-

All Results

[PDF] CSAIL

D Jones

T Heirs - csg.csail.mit.edu

D Lewis

... rather than **stall** the pipeline (although memory **stalls** may still ... are tied together in a JTAG / **Emulation** scan chain. ... The **FPGA** contains internal dual-ported RAM ...

T Simunic

View as HTML - Web Search

S Lee

L Benini

[PDF] Core Services: A new design methodology for MPSoCs

D Kouzis-Loukas - 2006 - doit4me.gr

... Architecture overview of Virtex II Pro FPGA..... ... a core may take several

clock cycles to ... creates a trade-off between how ...

View as HTML - Web Search

Processor design based on dataflow concurrency - all 5 versions »

SG Ziavras - Microprocessors and Microsystems, 2003 - Elsevier

... cache and the local memory of the FPGA must be ... flow of instructions in CPU pipelines,

with reduced stalls. ... Therefore, they sleep until they are forced into the ...

Cited by 2 - Related Articles - Web Search

[PDF] Institutionen för systemteknik

P Platform - diva-portal.org

... Some techniques allow reprogrammabillity and some allows for the FPGA to retain

their contents on power-off. These are the different techniques available [20] ...

Related Articles - View as HTML - Web Search

S: USA+ N: Martin Devera+ E: devik@ cdi. cz+ W: http://luxik. cdi. cz/~ devik/qos/+ D: HTB qdisc and ...

NW Muees, BK Concepts - nrc.ca

... changes, but hold off net-drivers-2.5 because of a change that needs. +more discussion.

+. ... If both this SCSI emulation and native ATAPI support are compiled. ...

View as HTML - Web Search

[PDF] Advances in Adaptive Computer Technology - all 2 versions »

A Koch - esa.informatik.tu-darmstadt.de

... instruction would stop the flow (stall the pipeline). ... operations per second per MHz

clock frequency per ... as Field-Programmable Gate Arrays (FPGA) was developed ...

Related Articles - View as HTML - Web Search

[PDF] RTSS 2004 Work-In-Progress Proceedings Lisbon, Portugal December 6-8 2004

P Lisbon - cs.utah.edu

... SOFT REAL-TIME PROCESSING IN AN INTEGRATED SYSTEM Caixue Lin and Scott A. Brandt • FAST SYNCHRONIZATION PRIMITIVES FOR HYBRID CPU/FPGA MULTITHREADING R. Jidin ...

Related Articles - View as HTML - Web Search

Communications system using rings architecture

J Masel, B Zabarski, I Greenblat - 2003 - freepatentsonline.com

... Telegraph and Telephone CES Circuit Emulation Services CLEC ... useful in prototyping

future peripherals by FPGA-extending existing ... Then for one clock it is negated ...

Cached - Web Search

Communications system using rings architecture

B Zabarski, M Tarrab, O Norman - 2003 - freepatentsonline.com ... Telegraph and Telephone CES Circuit **Emulation** Services CLEC ... in prototyping future peripherals by **FPGA**-extending existing ... it does not introduce one **clock** delay. ... Cached - Web Search

[PDF] A Bibliography of Papers in Lecture Notes in Computer Science (2001)(Part 3 of 4) - all 4 versions »

NHF Beebe - math.utah.edu-Client-Server [2195]. Climbing [2519, 488]. Clinical [1933, 2673, 272, 2151]. Cliques [831]. Clock [1225]. Clocked [1243]. Clocks [1475, 1471]. Clones [2061]. ... Related Articles - View as HTML - Web Search

■ Goooogle ▶

Result Page: Previous 1 2 3 4 Next

emulation FPGA sleep stall clock off

Google Home - About Google - About Google Scholar



emulation FPGA sleep stall clock off

Advanced Scholar Search Scholar Preferences Scholar Help

Scholar All articles - Recent articles Results 31 - 31 of 31 for emulation FPGA sleep stall clock off. (0.16 seconds)

All Results

[DOC] Chapter

D Jones

A De Vivo - udsab.dia.unisa.it

D Lewis

... is sent to the sender to stall the transmission ... QNIX design is based on FPGA technology, allowing ... driven communication which allows them to sleep until messages ...

T Simunic

Related Articles - View as HTML - Web Search

S Lee

L Benini

■ Goooogle

Result Page: Previous 1 2 3 4

emulation FPGA sleep stall clock off Search

Google Home - About Google - About Google Scholar